Memory cell that includes a sidewall collar for pillar isolation and methods of forming the same

ABSTRACT

In a first embodiment, a method of forming a memory cell is provided that includes (a) forming one or more layers of steering element material above a substrate; (b) etching a portion of the steering element material to form a pillar of steering element material having an exposed sidewall; (c) forming a sidewall collar along the exposed sidewall of the pillar; and (d) forming a memory cell using the pillar. Numerous other aspects are provided.

TECHNICAL FIELD

This invention relates to non-volatile memories, and more particularly to a memory cell that includes a sidewall collar for pillar isolation, and methods of forming the same.

BACKGROUND

Memory devices may be fabricated by forming an array of memory cells above a substrate. For example, U.S. Patent Publication No. 2006/0249753, published Nov. 9, 2006, titled “High-Density Nonvolatile Memory Array Fabricated at Low Temperature Comprising Semiconductor Diodes,” (the “'753 Application”) which is hereby incorporated by reference herein in its entirety for all purposes, describes a method device of fabricating a memory device including a plurality of memory cells.

However, fabricating arrays of memory cells is technically challenging, and improved methods of forming memory devices are desirable.

SUMMARY

In a first embodiment of the invention, a method of forming a memory cell is provided that includes (a) forming one or more layers of steering element material above a substrate; (b) etching a portion of the steering element material to form a pillar of steering element material having an exposed sidewall; (c) forming a sidewall collar along the exposed sidewall of the pillar; and (d) forming a memory cell using the pillar.

In a second embodiment of the invention, a method of forming a memory array is provided that includes (a) forming one or more layers of steering element material above a substrate; (b) etching a portion of the steering element material to form a plurality of pillars of steering element material, each pillar having an exposed sidewall; (c) forming a sidewall collar along the exposed sidewall of each pillar; and (d) forming a plurality of memory cells using the pillars.

In a third embodiment of the invention, a method of forming a memory cell is provided that includes (a) forming a steering element pillar having a first stiffness and a sidewall; (b) forming a sidewall collar along at least a portion of the sidewall of the steering element pillar, the sidewall collar having a second stiffness, wherein the second stiffness is greater than the first stiffness; and (c) forming a memory element coupled to the steering element pillar.

In a fourth embodiment of the invention, a method of forming a memory array is provided that includes (a) forming a plurality of steering element pillars each having a first stiffness and a sidewall; (b) forming a sidewall collar along at least a portion of the sidewall of each steering element pillar, each sidewall collar having a second stiffness, wherein the second stiffness is greater than the first stiffness; and (c) forming a plurality of memory elements each coupled to a different one of the steering element pillars.

In a fifth embodiment of the invention, a memory cell is provided that includes (a) a steering element pillar having a sidewall; (b) a sidewall collar formed along at least a portion of the sidewall of the steering element pillar; and (c) a memory element coupled to the steering element pillar.

In a sixth embodiment of the invention, a memory array is provided that includes (a) a plurality of steering element pillars, each having a sidewall; (b) a plurality of sidewall collars, each formed along at least a portion of the sidewall of a respective one of the steering element pillars; and (c) a plurality of memory elements, each coupled to a respective one of the steering element pillars.

In a seventh embodiment of the invention, a memory cell is provided that includes (a) a steering element pillar having a first stiffness and a sidewall; (b) a sidewall collar formed along at least a portion of the sidewall of the steering element pillar, the sidewall collar having a second stiffness, wherein the second stiffness is greater than the first stiffness; and (c) a memory element coupled to the steering element pillar.

In an eighth embodiment of the invention, a memory array is provided that includes (a) a plurality of steering element pillars each having a first stiffness and a sidewall; (b) a sidewall collar along at least a portion of the sidewall of each steering element pillar, each sidewall collar having a second stiffness, wherein the second stiffness is greater than the first stiffness; and (c) a plurality of memory elements each coupled to a different one of the steering element pillars. Numerous other embodiments are provided.

BRIEF DESCRIPTION OF THE DRAWINGS

Features of the present invention can be more clearly understood from the following detailed description considered in conjunction with the following drawings, in which the same reference numerals denote the same elements throughout, and in which:

FIG. 1 is a simplified perspective view of an exemplary memory cell provided in accordance with the present invention;

FIG. 2A is a simplified perspective view of a portion of a first exemplary memory level formed from a plurality of the memory cells of FIG. 1;

FIG. 2B is a simplified perspective view of a portion of a first exemplary three-dimensional memory array provided in accordance with this invention;

FIG. 2C is a simplified perspective view of a portion of a second exemplary three-dimensional memory array provided in accordance with this invention;

FIG. 3 is a cross-sectional view of an additional exemplary embodiment of a memory cell in accordance with this invention; and

FIGS. 4A-4I illustrates cross-sectional views of a portion of a substrate during exemplary fabrication of a single memory level in accordance with this invention.

DETAILED DESCRIPTION

As stated, memory devices may be fabricated by forming an array of memory cells above a substrate. For example, the '753 Application describes a method of forming a plurality of memory cells that each include a steering element and a dielectric rupture antifuse. In some embodiments, each memory cell includes a pillar formed from a vertical p-i-n diode in series with a metal-insulator-metal (“MIM”) stack that includes the antifuse. The space between the pillars of the memory array may be filled with an insulating gap fill material, such as silicon dioxide. However, there is a risk that before the gap fill material is deposited, one or more pillars may lean, fall or otherwise make contact with an adjacent pillar. Contact between adjacent pillars can cause the memory array to be defective.

In accordance with one or more embodiments of the present invention, an insulating collar or spacer is provided around a portion of each memory cell pillar. The insulating collar may strengthen each pillar, making each pillar less likely to lean and/or touch another pillar. For example, in some embodiments, each memory cell includes a vertical diode formed from a pillar of deposited silicon, and a portion of each pillar is surrounded by a silicon nitride or similar collar. Because silicon nitride is “stiffer” than silicon, the silicon nitride provides additional structural support for each pillar. The silicon nitride also increases the probability of good electrical isolation between pillar devices. Other collar materials may be used such as silicon carbide, hafnium oxide, or the like. Such a collar may also slow down the rate of chemical mechanical polishing of the gap fill material once the collar is exposed, thereby providing better manufacturing control of pillar height.

As will be described further below, use of an insulating collar also reduces the likelihood of inadvertent short circuiting of a memory cell due to misalignment during formation of electrical contacts to the memory cell.

Exemplary Embodiments of Memory Cells and Memory Arrays

FIG. 1 is a simplified perspective view of an exemplary embodiment of a memory cell 100 provided in accordance with the present invention. Memory cell 100 includes a memory element 102 coupled in series with a “pillar” steering element 104 between a first conductor 106 and a second conductor 108. A portion of steering element 104 is shown in phantom. Various barrier and/or adhesion layers (not shown) may be formed between steering element 104 and second conductor 108, between steering element 104 and memory element 102, and/or between memory element 102 and first conductor 106. Exemplary barrier and/or adhesion layers may include, for example, titanium nitride, tantalum nitride, tungsten, tungsten nitride, molybdenum, combinations of the same, or another similar layer. In some embodiments, a barrier/adhesion layer may be formed as part of first conductor 106 and/or second conductor 108.

As shown in FIG. 1, steering element 104 forms a pillar structure (e.g., a steering element pillar) that extends toward second conductor 108. In at least some embodiments, all or a portion of steering element 104 is surrounded by a sidewall liner or “collar” 110. Sidewall collar 110 may include silicon nitride, silicon carbide, a high k material such as HfO₂, or another electrically insulating material that strengthens, protects and/or electrically isolates steering element 104. Sidewall collar 110 may strengthen steering element 104, preventing it from tipping during fabrication of memory cell 100, and may also protect steering element 104 from being shorted out during fabrication of second conductor 108, such as when a damascene wiring process is used to form second conductor 108 (as described further below).

Memory element 102 may include any suitable memory element. In some embodiments, memory element 102 may include a dielectric rupture antifuse formed from silicon dioxide, hafnium oxide, or any other suitable material. In other embodiments, memory element 102 may include a reversible resistance switching element formed from a reversible resistance switching material such as amorphous carbon or another carbon-based material such as graphene, graphite, carbon nanotube materials, amorphous diamond-like carbon, silicon carbide, boron carbide, a metal oxide such as nickel or titanium oxide, etc. Any suitable memory element may be employed.

Steering element 104 may include a diode, for example. In this discussion, steering element 104 is sometimes referred to as “diode 104.” Diode 104 may include any suitable diode such as a vertical polycrystalline p-n or p-i-n diode, whether upward pointing with an n-region above a p-region of the diode or downward pointing with a p-region above an n-region of the diode.

First conductor 106 and/or second conductor 108 may include any suitable conductive material such as tungsten, any appropriate metal, heavily doped semiconductor material, a conductive silicide, a conductive silicide-germanide, a conductive germanide, or the like. In the example of FIG. 1, first and second conductors 106 and 108, respectively, are rail-shaped and extend in different directions (e.g., substantially perpendicular to one another). Other conductor shapes and/or configurations may be used. In some embodiments, barrier layers, adhesion layers, antireflection coatings and/or the like (not shown) may be used with first conductor 106 and/or second conductor 108 to improve device performance and/or aid in device fabrication.

In some embodiments, memory cell 100 may be formed in an initial high-resistance state, and when a read voltage is applied between first conductor 106 and second conductor 108, little or no current flows between them. Upon application of a programming voltage, however, memory cell 100 may be converted to a low-resistance state. In this low-resistance state, when the read voltage is applied between first conductor 106 and second conductor 108, a larger (e.g., reliably detectable) current flows. The initial high-resistance state may correspond to, for example, a data “0,” whereas the programmed low-resistance state corresponds to a data “1.” In other embodiments, the memory cell 100 may be formed in an initial low-resistance state that is changeable to a high-resistance state via application of a programming voltage.

FIG. 2A is a simplified perspective view of a portion of a first memory level 200 formed from a plurality of memory cells 100, such as memory cells 100 of FIG. 1. For simplicity, memory element 102 and diode 104 are not separately shown. Memory array 200 is a “cross-point” array including a plurality of bit lines (second conductors 108) and word lines (first conductors 106) to which multiple memory cells are coupled (as shown). Other memory array configurations may be used, as may multiple levels of memory.

For example, FIG. 2B is a simplified perspective view of a portion of a monolithic three dimensional array 202 a that includes a first memory level 204 positioned below a second memory level 206. Memory levels 204 and 206 each include a plurality of memory cells 100 in a cross-point array. Persons of ordinary skill in the art will understand that additional layers (e.g., an interlevel dielectric) may be present between first and second memory levels 204 and 206, but are not shown in FIG. 2B for simplicity. Other memory array configurations may be used, as may additional levels of memory. In the embodiment of FIG. 2B, all diodes may “point” in the same direction, such as upward or downward depending on whether p-i-n diodes having a p-doped region on the bottom or top of the diodes are employed, simplifying diode fabrication.

In some embodiments, the memory levels may be formed as described in U.S. Pat. No. 6,952,030, titled “High-Density Three-Dimensional Memory Cell,” which is hereby incorporated by reference herein in its entirety for all purposes. For instance, the upper conductors of a first memory level may be used as the lower conductors of a second memory level that is positioned above the first memory level as shown in a memory array 202 b of FIG. 2C. In such embodiments, the diodes on adjacent memory levels preferably point in opposite directions as described in U.S. patent application Ser. No. 11/692,151, filed Mar. 27, 2007 and titled “Large Array Of Upward Pointing P-I-N Diodes Having Large And Uniform Current” (the “'151 Application”), which is hereby incorporated by reference herein in its entirety for all purposes. For example, as shown in FIG. 2C, the diodes of first memory level 204 may be upward pointing diodes as indicated by arrow D1 (e.g., with p regions at the bottom of the diodes), whereas the diodes of second memory level 206 may be downward pointing diodes as indicated by arrow D2 (e.g., with n regions at the bottom of the diodes), or vice versa.

A monolithic three dimensional memory array is one in which multiple memory levels are formed above a single substrate, such as a wafer, with no intervening substrates. The layers forming one memory level are deposited or grown directly over the layers of an existing level or levels. In contrast, stacked memories have been constructed by forming memory levels on separate substrates and adhering the memory levels atop each other, as in Leedy, U.S. Pat. No. 5,915,167, titled “Three Dimensional Structure Memory.” The substrates may be thinned or removed from the memory levels before bonding, but as the memory levels are initially formed over separate substrates, such memories are not true monolithic three dimensional memory arrays.

FIG. 3 is a cross-sectional view of an exemplary embodiment of memory cell 100 of FIG. 1, in accordance with the invention. In particular, memory cell 100 includes memory element 102, diode 104, and first and second conductors 106 and 108, respectively. Memory element 102 includes MIM stack 302 which may include a first barrier layer 304 positioned above first conductor 106, a storage element material 306 positioned above first barrier layer 304 and a second barrier layer 308 positioned above storage element material 306. Storage element material 306 may include a dielectric rupture antifuse, reversible-resistivity switching material, or another memory element material, whether one-time-programmable or re-writable.

Memory cell 100 may also include a silicide layer 310 and/or a silicide-forming metal layer 312 formed above diode 104. In some embodiments, an additional barrier layer 314 may be formed between diode 104 and second conductor 108. Adhesion layers, antireflective coating layers and/or the like (not shown) may be used with first and/or second conductors 106 and 108, respectively, to improve device performance and/or facilitate device fabrication.

Memory cell 100 also includes sidewall collar 110, which surrounds a portion of diode 104, barrier layer 314, silicide layer 310 and/or silicide-forming metal layer 312. Sidewall collar 110, diode 104, and MIM stack 302 are also surrounded by dielectric material 316, such as silicon dioxide, to isolate memory cell 100 from adjacent memory cells (not shown). Sidewall collar 110 may include silicon nitride, silicon carbide, a high k material such as HfO₂, or another electrically insulating material that strengthens, protects and/or electrically isolates memory cell 100/diode 104 during memory array fabrication and prior to formation of the surrounding dielectric material 316.

Sidewall collar 110 is selected to be stiffer than the diode material so that collar 110 mechanically strengthens diode 104, preventing it from tipping during fabrication of memory cell 100 (prior to formation of dielectric material 316). Silicon nitride collar 110 also may protect memory cell 100 from being shorted out during fabrication of the second conductor 108, such as when a damascene wiring process is used to form second conductor 108. For example, as shown in FIG. 3, second conductor 108 may be formed by depositing a dielectric material 320 above diode 104, patterning and etching dielectric material 320 to form a trench 322, depositing a barrier/liner material 324 within trench 322, filling trench 322 with a conductive material 326 and then planarizing the top surface of the resultant structure (e.g., via chemical mechanical polishing or etch back). During such a damascene process, trench 322 is formed by etching the dielectric material 320 until barrier layer 314/diode 104 is exposed. Any misalignment during this etch step may result in etching of dielectric material 316 that surrounds and isolates diode 104, as dielectric materials 316, 320 may be the same material (e.g., silicon dioxide or a similar dielectric). Sidewall collar 110 is formed from a different dielectric material (e.g., silicon nitride, silicon carbide, a high k material, etc.) and protects diode 104 during such etching. For example, when such over-etching occurs, absent sidewall collar 110, deposition of barrier/liner material 324 and/or conductive material 326 may short circuit diode 104. However, presence of sidewall collar 110 insulates diode 104 from metal that penetrates into dielectric material 316 and reduces any shorting risk by isolating the diode 104 and other layers of memory cell 100 from barrier/liner material 324 and/or conductive material 326 as shown in FIG. 3.

In some embodiments, sidewall collar 110 may be formed around the entire height of diode 104. Alternatively, sidewall collar 110 may be formed around only a portion of diode 104 (e.g., an upper portion of diode 104, such as about the upper 200 nanometers of a 300 nanometer high diode, although more of less of diode 104 may include sidewall collar 110). As shown in FIG. 3, in some embodiments, sidewall collar 110 does not extend laterally any further than the widest portion of diode 104. As a result, a first portion of diode 104 may have a first width (the portion surrounded by sidewall collar 110), and a second portion of diode 104 may have a second width (the portion not surrounded by sidewall collar 110) different from the first width.

Barrier layers 304, 308, 314 and 324 may include titanium nitride, tantalum nitride, tungsten, tungsten nitride, molybdenum, combinations of the same, etc. Conductive material 326 may include tungsten or another appropriate metal, heavily doped semiconductor material, a conductive silicide, a conductive silicide-germanide, a conductive germanide, or the like.

As previously stated, diode 104 may be a vertical p-n or p-i-n diode, which may either point upward or downward. In the embodiment of FIG. 2C in which adjacent memory levels share conductors, adjacent memory levels preferably have diodes that point in opposite directions such as downward-pointing p-i-n diodes for a first memory level and upward-pointing p-i-n diodes for an adjacent, second memory level (or vice versa).

In some embodiments, diode 104 may be formed from a polycrystalline semiconductor material such as polysilicon, a polycrystalline silicon-germanium alloy, polygermanium or any other suitable material. For example, diode 104 may include a heavily doped n+ polysilicon region 104 a, a lightly doped or an intrinsic (unintentionally doped) polysilicon region 104 b above the n+ polysilicon region 104 a, and a heavily doped p+ polysilicon region 104 c above intrinsic region 104 b. It will be understood that the locations of the n+ and p+ regions may be reversed.

In some embodiments, a thin germanium and/or silicon-germanium alloy layer (not shown) may be formed on n+ polysilicon region 104 a to prevent and/or reduce dopant migration from n+ polysilicon region 104 a into intrinsic region 104 b. Use of such a layer is described, for example, in U.S. patent application Ser. No. 11/298,331, filed Dec. 9, 2005 and titled “Deposited Semiconductor Structure To Minimize N-Type Dopant Diffusion And Method Of Making” (the “'331 Application”), which is hereby incorporated by reference herein in its entirety for all purposes. In some embodiments, a few hundred angstroms or less of silicon-germanium alloy with about 10 atomic percent (“at %”) or more of germanium may be employed.

If diode 104 is fabricated from deposited silicon (e.g., amorphous or polycrystalline), a silicide layer 310 may be formed on diode 104 to place the deposited silicon in a low resistivity state, as fabricated. Such a low resistivity state allows for easier programming of memory cell 100 as a large voltage is not required to switch the deposited silicon to a low resistivity state. For example, a silicide-forming metal layer 312 such as titanium or cobalt may be deposited on p+ polysilicon region 104 c. In some embodiments, an additional nitride layer (not shown) may be formed at a top surface of silicide-forming metal layer 312. In particular, for highly reactive metals, such as titanium, an additional cap layer such as TiN layer may be formed on silicide-forming metal layer 312. Thus, in such embodiments, a Ti/TiN stack is formed on top of p+ polysilicon region 104 c.

A rapid thermal anneal (“RTA”) step may be performed to form silicide regions by reaction of silicide-forming metal layer 312 with p+ region 104 c. In some embodiments, the RTA may be performed at about 540° C. for about 1 minute, and causes silicide-forming metal layer 312 and the deposited silicon of diode 104 to interact to form silicide layer 310, consuming all or a portion of the silicide-forming metal layer 312. As described in U.S. Pat. No. 7,176,064, titled “Memory Cell Comprising A Semiconductor Junction Diode Crystallized Adjacent To A Silicide,” which is hereby incorporated by reference herein in its entirety for all purposes, silicide-forming materials such as titanium and/or cobalt react with deposited silicon during annealing to form a silicide layer. The lattice spacing of titanium silicide and cobalt silicide are close to that of silicon, and it appears that such silicide layers may serve as “crystallization templates” or “seeds” for adjacent deposited silicon as the deposited silicon crystallizes (e.g., silicide layer 310 enhances the crystalline structure of silicon diode 104 during annealing). In addition, decreased defectivity in the polysilicon improves the diode's forward current. Similar results may be achieved for silicon-germanium alloy and/or germanium diodes.

In embodiments in which a nitride layer was formed at a top surface of silicide-forming metal layer 312, following the RTA step, the nitride layer may be stripped using a wet chemistry. For example, if silicide-forming metal layer 312 includes a TiN top layer, a wet chemistry (e.g., ammonium hydroxide, hydrogen peroxide, water in a 1:1:1 ratio) may be used to strip any residual TiN.

Although the exemplary embodiment illustrated in FIG. 3 shows MIM stack 302 below diode 104 and sidewall collar 110, persons of ordinary skill in the art will understand that MIM stack 302 alternatively may be positioned above diode 104 and sidewall collar 110.

Exemplary Fabrication Processes for Memory Cells

Referring now to FIGS. 4A-4I, a first exemplary method of forming a memory level in accordance with this invention is described. As will be described below, the memory level includes a plurality of memory cells that each include a steering element coupled in series with a memory element. Additional memory levels may be fabricated above the first memory level (as described previously with reference to FIGS. 2B-2C).

With reference to FIG. 4A, substrate 400 is shown as having already undergone several processing steps. Substrate 400 may be any suitable substrate such as a silicon, germanium, silicon-germanium, undoped, doped, bulk, silicon-on-insulator (“SOI”) or other substrate with or without additional circuitry. For example, substrate 400 may include one or more n-well or p-well regions (not shown).

Isolation layer 402 is formed above substrate 400. In some embodiments, isolation layer 402 may be a layer of silicon dioxide, silicon nitride, silicon oxynitride or any other suitable insulating layer.

Following formation of isolation layer 402, an adhesion layer 404 is formed over isolation layer 402 (e.g., by physical vapor deposition or another method). For example, adhesion layer 404 may be about 20 to about 500 angstroms, and preferably about 100 angstroms, of titanium nitride or another suitable adhesion layer such as tantalum nitride, tungsten, tungsten nitride, molybdenum, combinations of one or more adhesion layers, or the like. Other adhesion layer materials and/or thicknesses may be employed. In some embodiments, adhesion layer 404 may be optional.

After formation of adhesion layer 404, a conductive layer 406 is deposited over adhesion layer 404. Conductive layer 406 may include any suitable conductive material such as tungsten or another appropriate metal, heavily doped semiconductor material, a conductive silicide, a conductive silicide-germanide, a conductive germanide, or the like deposited by any suitable method (e.g., chemical vapor deposition (“CVD”), physical vapor deposition (“PVD”), etc.). In at least one embodiment, conductive layer 406 may comprise about 200 to about 2500 angstroms of tungsten. Other conductive layer materials and/or thicknesses may be used.

Following formation of conductive layer 406, adhesion layer 404 and conductive layer 406 are patterned and etched. For example, adhesion layer 404 and conductive layer 406 may be patterned and etched using conventional lithography techniques, with a soft or hard mask, and wet or dry etch processing. In at least one embodiment, adhesion layer 404 and conductive layer 406 are patterned and etched to form substantially parallel, substantially co-planar first conductors 106. Exemplary widths for first conductors 106 and/or spacings between first conductors 106 range from about 200 to about 2500 angstroms, although other conductor widths and/or spacings may be used.

After first conductors 106 have been formed, a dielectric layer 316 a is formed over substrate 400 to fill the voids between first conductors 106. For example, approximately 3000-7000 angstroms of silicon dioxide may be deposited on the substrate 400 and planarized using chemical mechanical polishing or an etchback process to form a planar surface 410. Planar surface 410 includes exposed top surfaces of first conductors 106 separated by dielectric material (as shown). Other dielectric materials such as silicon nitride, silicon oxynitride, low k dielectrics, etc., and/or other dielectric layer thicknesses may be used. Exemplary low k dielectrics include carbon doped oxides, silicon carbon layers, or the like.

In other embodiments of the invention, first conductors 106 may be formed using a damascene process in which dielectric layer 316 a is formed, patterned and etched to create openings or voids for first conductors 106. The openings or voids then may be filled with adhesion layer 404 and conductive layer 406 (and/or a conductive seed, conductive fill and/or barrier layer if needed). Adhesion layer 404 and conductive layer 406 then may be planarized to form planar surface 410. In such an embodiment, adhesion layer 404 will line the bottom and sidewalls of each opening or void.

With reference to FIG. 4B, following planarization, a barrier layer 304 is formed over planarized top surface 410 of substrate 400. Barrier layer 304 may be about 2 to about 100 nanometers, preferably about 2 to about 10 nanometers, and more preferably about 5 nanometers, of titanium nitride or another suitable barrier layer such as tantalum nitride, tungsten, tungsten nitride, molybdenum, combinations of one or more barrier layers, barrier layers in combination with other layers such as titanium/titanium nitride, tantalum/tantalum nitride or tungsten/tungsten nitride stacks, or the like. Other barrier layer materials and/or thicknesses may be employed.

After deposition of barrier layer 304, storage element material 306 is formed above barrier layer 304. For example, in some embodiments, storage element material 306 may be a dielectric rupture antifuse layer formed from about 2 to about 100 nanometers, preferably about 2 to about 10 nanometers, and more preferably about 4 nanometers, of hafnium dioxide (“HfO₂”). Other exemplary dielectric rupture antifuse materials include silicon dioxide, as well as other high-k dielectrics such as Al₂O₃, ZrO₂, TiO₂, La₂O₃, Ta₂O₅, RuO₂, ZrSiO_(x), AlSiO_(x), HfSiO_(x), HfAlO_(x), HfSiON, ZrSiAlO_(x), HfSiAlO_(x), HfSiAlON, or ZrSiAlON, deposited, for example by atomic layer deposition. In some embodiments, if HfO₂ is used, storage element material 306 preferably has a thickness between about 5 and about 100 angstroms, preferably about 40 angstroms. If Al₂O₃ is used, storage element material 306 preferably has a thickness between about 5 and about 80 angstroms, preferably about 30 angstroms. In other embodiments, storage element material 306 may be a resistivity-switching element. For example, a binary metal oxide may be used, such as Ni_(x)O_(y), Nb_(x)O_(y), Ti_(x)O_(y), Hf_(x)O_(y), Al_(x)O_(y), Mg_(x)O_(y), Co_(x)O_(y), Cr_(x)O_(y), V_(x)O_(y), Zn_(x)O_(y), Zr_(x)O_(y), B_(x)N_(y), or Al_(x)N_(y), as described in Herner et al., U.S. patent application Ser. No. 11/395,995, “Nonvolatile Memory Cell Comprising a Diode and a Resistance-Switching Material,” filed Mar. 31, 2006, and hereby incorporated by reference herein in its entirety for all purposes. Other resistivity-switching materials include carbon films such as amorphous carbon (“aC”) containing nanocrystalline graphene (referred to herein as “graphitic carbon”), graphene, graphite, carbon nanotubes, amorphous diamond-like carbon (“DLC”), silicon carbide, boron carbide and other similar carbon-based materials.

An additional barrier layer 308 is formed over storage element material 306. Barrier layer 308 may be about 2 to about 100 nanometers, preferably about 2 to about 10 nanometers, and more preferably about 5 nanometers, of titanium nitride or another suitable barrier layer such as tantalum nitride, tungsten, tungsten nitride, molybdenum, combinations of one or more barrier layers, barrier layers in combination with other layers such as titanium/titanium nitride, tantalum/tantalum nitride or tungsten/tungsten nitride stacks, or the like. Other barrier layer materials and/or thicknesses may be employed.

Above barrier layer 308, deposition of the semiconductor material used to form the diode of each memory cell begins (e.g., diode 104 in FIG. 3). Each diode may be a vertical p-n or p-i-n diode as previously described. In some embodiments, each diode is formed from a polycrystalline semiconductor material such as polysilicon, a polycrystalline silicon-germanium alloy, polygermanium or any other suitable material. For convenience, formation of a polysilicon, downward-pointing diode is described herein. It will be understood that other materials and/or diode configurations may be used.

With reference to FIG. 4B, following formation of barrier layer 308, a heavily doped n+ silicon layer 104 a is deposited on barrier layer 308. In some embodiments, n+ silicon layer 104 a is in an amorphous state as deposited. In other embodiments, n+ silicon layer 104 a is in a polycrystalline state as deposited. CVD or another suitable process may be employed to deposit n+ silicon layer 104 a. In at least one embodiment, n+ silicon layer 104 a may be formed, for example, from about 100 to about 1000 angstroms, preferably about 100 angstroms, of phosphorus or arsenic doped silicon having a doping concentration of about 10²¹ cm⁻³. Other layer thicknesses, doping types and/or doping concentrations may be used. N+ silicon layer 104 a may be doped in situ, for example, by flowing a donor gas during deposition. Other doping methods may be used (e.g., implantation).

After deposition of n+ silicon layer 104 a, a lightly doped, intrinsic and/or unintentionally doped silicon layer 104 b may be formed over n+ silicon layer 104 a. In some embodiments, intrinsic silicon layer 104 b may be in an amorphous state as deposited. In other embodiments, intrinsic silicon layer 104 b may be in a polycrystalline state as deposited. CVD or another suitable deposition method may be employed to deposit intrinsic silicon layer 104 b. In at least one embodiment, intrinsic silicon layer 104 b may be about 500 to about 4800 angstroms, preferably about 2500 angstroms, in thickness. Other intrinsic layer thicknesses may be used.

A thin (e.g., a few hundred angstroms or less) germanium and/or silicon-germanium alloy layer (not shown) may be formed on n+ silicon layer 104 a prior to depositing intrinsic silicon layer 104 b to prevent and/or reduce dopant migration from n+ silicon layer 104 a into intrinsic silicon layer 104 b (as described in the '331 Application, previously incorporated).

Heavily doped, p-type silicon layer 104 c may be formed by either depositing and doping silicon by ion implantation or by doping silicon in-situ during deposition. For example, a blanket p+ implant may be employed to implant boron a predetermined depth within intrinsic silicon layer 104 b. Exemplary implantable molecular ions include BF₂, BF₃, B and the like. In some embodiments, an implant dose of about 1-5×10¹⁵ ions/cm² may be employed. Other implant species and/or doses may be used. Further, in some embodiments, a diffusion process may be employed. In at least one embodiment, the resultant p+ silicon layer 104 c has a thickness of about 100-700 angstroms, although other p+ silicon layer sizes may be used.

Following formation of p+ silicon layer 104 c, a silicide-forming metal layer 312 is deposited over p+ silicon layer 104 c. Exemplary silicide-forming metals include sputter or otherwise deposited titanium or cobalt. In some embodiments, silicide-forming metal layer 312 has a thickness of about 10 to about 200 angstroms, preferably about 20 to about 50 angstroms and more preferably about 20 angstroms. Other silicide-forming metal layer materials and/or thicknesses may be used. A nitride layer (not shown) may be formed at the top of silicide-forming metal layer 312.

Following formation of silicide-forming metal layer 312, an RTA step may be performed at about 540° C. for about one minute to form silicide layer 310 (shown in FIG. 3), consuming all or a portion of the silicide-forming metal layer 312. Following the RTA step, any residual nitride layer from silicide-forming metal layer 312 may be stripped using a wet chemistry, as described above.

In some embodiments, following the RTA step and the nitride strip step, a barrier layer 314 is formed over silicide-forming metal layer 312. Barrier layer 314 may be about 5 to about 800 angstroms, and preferably about 100 angstroms, of titanium nitride or another suitable barrier layer such as tantalum nitride, tungsten, tungsten nitride, molybdenum, combinations of one or more barrier layers, barrier layers in combination with other layers such as titanium/titanium nitride, tantalum/tantalum nitride or tungsten/tungsten nitride stacks, or the like. Other barrier layer materials and/or thicknesses may be employed.

A hard mask layer 408, such as silicon dioxide (“SiO₂”), silicon nitride, or another suitable material, is formed over barrier layer 314. Hard mask layer 408 may be used during etching of the underlying barrier, diode, and storage element layers as described below. In some embodiments, hard mask layer 408 may comprise between about 10 and about 300 nanometers, preferably between about 30 and about 100 nanometers, and more preferably about 50 nanometers of silicon dioxide. Other hard mask layer materials and/or thicknesses may be used.

After the various layers of material used to form memory cells are formed above substrate 400, the layers are etched to form pillars. As discussed above, there is a risk that after pillars are formed and before gap fill material is deposited to isolate the pillars from one another, one or more pillars may lean or fall and contact an adjacent pillar. Contact between adjacent pillars can cause the memory cell array to be defective and is therefore undesirable.

Thus, in accordance with embodiments of the invention, an insulating collar or spacer is provided around a portion of each memory cell pillar. The insulating collar may strengthen each pillar, making each pillar less likely to lean and/or touch another pillar. The insulating collar may also help insulate each pillar.

Referring now to FIG. 4C, hard mask layer 408, barrier layer 314, silicide-forming metal layer 312, and a desired thickness of diode regions 104 c, 104 b and/or 104 a are patterned and etched to form partially-etched pillars 410 separated by vias 412. In some embodiments, all of diode regions 104 a-c may be etched into pillars, whereas in other embodiments, only a portion of diode regions 104 a-c are etched into pillars. Any desired amount (height) of diode material may be etched at this stage to set the height of the sidewall collar to be formed. In yet other embodiments, all of diode regions 104 a-c and one or more of barrier layer 308, storage element material 306 and/or barrier layer 304 may also be etched.

The respective diode regions (and any other layers to be etched) may be patterned and etched with hard mask layer 408, or separately after hard mask layer 408 has been patterned and etched. For example, hard mask layer 408, barrier layer 314, silicide-forming metal layer 312, and a desired thickness of diode material may be patterned and etched. In one embodiment, hard mask layer 408, barrier layer 314, silicide-forming metal layer 312, and about 200 nanometers of diode material may be etched. In other embodiments, other thicknesses of diode material may be etched. For convenience, in FIG. 4C, all of the diode material of diode regions 104 c and 104 b is shown as being etched and diode region 104 a remains unetched. However, as stated, any amount of diode material, including all diode material, may be so etched.

Hard mask layer 408, barrier layer 314, silicide-forming metal layer 312, and a desired thickness of diode material may be etched using wet or dry etch processing, or other similar etching techniques. Any suitable etch chemistries, and any suitable etch parameters may be used. In some embodiments, layers 314, 312, and a desired amount of diode material may be patterned using a single etch step. In other embodiments, separate etch steps may be used.

In some embodiments, pillars 410 may have about the same pitch and about the same width as first conductors 106 below, such that each pillar 410 is formed over a first conductor 106. Some misalignment may be tolerated.

In some embodiments, the hard mask layer 408 may be eliminated. Photoresist may be deposited, and patterned using standard photolithography techniques. Layers 314, 312 and a desired amount of diode material may be etched, and then the photoresist may be removed. Similarly, dielectric antireflective coating (“DARC”) may be used as a hard mask. For example, layers 314, 312 and a desired amount of diode material may be patterned and etched with about 1 to about 1.5 micron, more preferably about 1.2 to about 1.4 micron, of photoresist (“PR”) using standard photolithographic techniques. Thinner PR layers may be used with smaller critical dimensions and technology nodes. In other embodiments, hard mask layer 408 (e.g., an oxide hard mask) may be used below the PR layer to improve pattern transfer and protect underlying layers during etching.

Partially-etched pillars 410 may be cleaned using a dilute hydrofluoric/sulfuric acid clean. Such cleaning, whether or not PR asking is performed before etching, may be performed in any suitable cleaning tool, such as a Raider tool, available from Semitool of Kalispell, Mont. Exemplary post-etch cleaning may include using ultra-dilute sulfuric acid (e.g., about 1.5-1.8 wt %) for about 60 seconds and ultra-dilute hydrofluoric (“HF”) acid (e.g., about 0.4-0.6 wt %) for 60 seconds. Megasonics may or may not be used.

Optionally, the partially-etched pillars 410 may be oxidized to decrease leakage of the diodes formed by diode regions 104 a-c.

Referring to FIG. 4D, after pillars 410 have been formed and cleaned, a layer of collar material 110 is formed over pillars 410 (e.g., over the top, bottom and exposed sidewalls of pillars 410). In some embodiments, the collar material 110 may comprise Si_(x)N_(y) or a similar material. Collar material 110 may have a thickness between about 1 and about 300 nanometers, preferably between about 5 and about 50 nanometers, and more preferably about 10 nanometers. Collar material 110 may include silicon nitride formed by LPCVD or other similar deposition technique. Alternatively, collar material 110 may include silicon carbide (e.g., formed by plasma-enhanced chemical vapor deposition or other similar techniques), a high k material such as HfO₂ (e.g., formed by atomic layer deposition or other similar techniques), combinations of the same, or the like.

As stated, collar material 110 may be stiffer than the diode material so that collar material 110 strengthens pillars 410 and prevents pillars 410 from tipping or leaning during memory cell fabrication (e.g., a steering element pillar may have a first stiffness and the collar formed along the pillar may have a second stiffness that is greater than the first stiffness).

Referring to FIG. 4E, collar material 110 is etched to remove the collar material from the tops of pillars 410 and from the remaining polysilicon and MIM stack 412, leaving sidewall collar material 110 around pillars 410. For example, collar material 110 may be etched using any suitable wet or dry etch process. For example, Sang H. Dhong et al., “Sidewall Spacer Technology for MOS and Bipolar Devices, J. Electrochem. Soc. 133, 389-398 (1986), which is hereby incorporated by reference herein in its entirety for all purposes, describes a process for dry etching SiN in a plasma of CF₄+H₂. Although not shown in FIG. 4E, the top sidewall portion of collar material 110 may be thinned during the etch process (as shown in FIG. 3).

Referring now to FIG. 4F, an additional etching procedure is performed to etch the remaining diode material and the MIM stack 302 (e.g., etching through the diode layer 104 a, in this exemplary embodiment, barrier layer 304, storage material layer 306, and barrier layer 308, and stopping at dielectric layer 316 a). Any suitable etch chemistries, and any suitable etch parameters, flow rates, chamber pressures, power levels, process temperatures, and/or etch rates may be used. In some embodiments, the remaining diode material and MIM stack 302 may be etched during the same etch step used to etch collar material 110; or a separate etch step may be used. In the exemplary embodiment, hard mask layer 408 may be used to protect pillars 410 during the etching procedure. In this manner, pillars 410 are increased in height as shown.

A dielectric layer 316 b may be deposited over pillars 410 to fill the voids between pillars 410. For example, approximately 200-7000 angstroms of silicon dioxide may be deposited and planarized using chemical mechanical polishing or an etchback process to remove excess dielectric material 316 b and form a planar surface 414 resulting in the structure illustrated in FIG. 4G. Planar surface 414 includes exposed top surfaces of pillars 410 (including the top of hard mask layer 408) and sidewall collar material 110, separated by dielectric material 316 b (as shown). Other dielectric materials such as silicon nitride, silicon oxynitride, low k dielectrics, etc., and/or other dielectric layer thicknesses may be used. Exemplary low k dielectrics include carbon doped oxides, silicon carbon layers, or the like.

Sidewall collar material 110 slows the rate of chemical mechanical polishing of the dielectric gap fill material 316 b as the collar material 110 is exposed. This slower rate of polish can improve manufacturing control. In some embodiments, the planarization procedure may substantially remove hard mask layer 408, exposing barrier layer 314.

Second conductors 108 are formed above pillars 410. In the present exemplary embodiment, a damascene technique may be used to form second conductors 108. Referring to FIG. 4H, a layer of a dielectric material 416, such as SiO₂, is formed over planar surface 414. For example, between about 500 and about 3000 angstroms of SiO₂ may be deposited. Other dielectric materials such as silicon nitride, silicon oxynitride, low k dielectrics, etc., and/or other dielectric layer thicknesses may be used.

Dielectric layer 416 is patterned and etched to create trenches (not shown in FIG. 4I, extending parallel to the paper, for example) above pillars 410 for conductors 108. Any suitable etch chemistries, and any suitable etch parameters, flow rates, chamber pressures, power levels, process temperatures, and/or etch rates may be used to etch dielectric layer 416. The etch step may also be used to remove hard mask layer 408 from each pillar 410. Removing hard mask layer 408 ensures that the second conductors 108 will be electrically coupled to diodes 104.

As stated, in the exemplary embodiment shown, second conductors 108 are formed in a direction substantially perpendicular to first conductors 106. Therefore, the trenches in dielectric layer 416 are formed in a direction substantially perpendicular to first conductors 106, and are not shown in the figures.

The material that will form second conductors 108 is formed above pillars 410. As shown in FIG. 4I, one or more barrier layers and/or adhesion layers 324 may be deposited in the trenches followed by a conductive layer 326 to form second conductors 108. Barrier layer 324 and conductive layer 326 then may be planarized to form a planar surface.

Conductive layer 326 may be formed from any suitable conductive material such as tungsten, another suitable metal, heavily doped semiconductor material, a conductive silicide, a conductive silicide-germanide, a conductive germanide, or the like deposited by any suitable method (e.g., CVD, PVD, etc.). Other conductive layer materials may be used. Barrier layers and/or adhesion layer 324 may include titanium nitride or another suitable layer such as tantalum nitride, tungsten, tungsten nitride, molybdenum, combinations of one or more layers, or any other suitable material(s). In at least one embodiment, second conductors 108 are substantially parallel, substantially coplanar conductors that extend in a different direction than first conductors 106.

As described above with reference to FIG. 3, because the etch rate of collar material 110 is (much) slower than the etch rate of dielectric material 416 or 316 b, collar material 110 reduces the chance of an inadvertent connection of the damascene conductors 108 to the side of pillars 410 which could short circuit one or more memory cells. Such short circuiting could otherwise occur due to misalignment between second conductors 108 and diodes 104 (see FIG. 3).

Following formation of second conductors 108, the resultant structure may be annealed to crystallize the deposited semiconductor material of diodes 104 (and/or to form silicide regions by reaction of the silicide-forming metal layer 312 with p+ region 104 c). The lattice spacing of titanium silicide and cobalt silicide are close to that of silicon, and it appears that such silicide regions may serve as “crystallization templates” or “seeds” for adjacent deposited silicon as the deposited silicon crystallizes (e.g., silicide regions enhance the crystalline structure of silicon diode 104 during annealing). Lower resistivity diode material thereby is provided. Similar results may be achieved for silicon-germanium alloy and/or germanium diodes.

In at least one embodiment, a crystallization anneal may be performed for about 10 seconds to about 2 minutes in nitrogen at a temperature of about 600 to 800° C., and more preferably between about 650 and 750° C. Other annealing times, temperatures and/or environments may be used.

Persons of ordinary skill in the art will understand that alternative memory cells in accordance with this invention may be fabricated using other similar techniques.

The foregoing description discloses only exemplary embodiments of the invention. Modifications of the above disclosed apparatus and methods which fall within the scope of the invention will be readily apparent to those of ordinary skill in the art.

Accordingly, although the present invention has been disclosed in connection with exemplary embodiments thereof, it should be understood that other embodiments may fall within the spirit and scope of the invention, as defined by the following claims. 

The invention claimed is:
 1. A method of forming a memory cell, the method comprising: (a) forming one or more layers of semiconductor material above a substrate; (b) etching a first portion of the semiconductor material to form a first portion of a pillar having an exposed sidewall and a first width; (c) forming a sidewall collar along the exposed sidewall of the first portion of the pillar; (d) etching a second portion of the semiconductor material to form a second portion of the pillar having a second width greater than the first width; (e) forming a dielectric material around the sidewall collar; and (f) forming a memory cell using the pillar, wherein the first and second portions of the pillar comprise a diode.
 2. The method of claim 1, wherein the semiconductor material comprises polycrystalline semiconductor material.
 3. The method of claim 1, further comprising etching one or more additional layers formed above the substrate to form a memory element in series with the diode.
 4. The method of claim 1, wherein the diode comprises a P-I-N, N-I-P, P-N or N-P diode.
 5. The method of claim 1, wherein the sidewall collar defines the first width of the pillar.
 6. The method of claim 1, wherein the sidewall collar comprises a dielectric layer.
 7. The method of claim 1, wherein the sidewall collar comprises one or more of silicon nitride, hafnium dioxide and silicon carbide.
 8. The method of claim 1, wherein the sidewall collar has a thickness between about 5 and 200 nm.
 9. The method of claim 1, further comprising forming a metal-insulator-metal (“MIM”) memory element stack in series with the diode.
 10. The method of claim 9, wherein the MIM stack includes a dielectric rupture antifuse.
 11. The method of claim 9, wherein the MIM stack includes a resistivity-switching material.
 12. A method of forming a memory array, the method comprising: (a) forming one or more layers of semiconductor material above a substrate; (b) etching a first portion of the semiconductor material to form first portions of a plurality of pillars, the first portion of each pillar having an exposed sidewall and a first width; (c) forming a sidewall collar along the exposed sidewall of the first portion of each pillar; (d) etching a second portion of the semiconductor material to form second portions of the pillars, the second portion of each pillar having a second width greater than the first width; (e) forming a dielectric material around each sidewall collar; and (f) forming a plurality of memory cells using the pillars, wherein the first and second portions of each pillar comprises a diode.
 13. The method of claim 12, further comprising etching one or more additional layers formed above the substrate to form memory elements in series with the diodes.
 14. The method of claim 12, wherein diodes comprise P-I-N, N-I-P, P-N or N-P diodes.
 15. The method of claim 12, wherein the sidewall collar of each pillar defines the first width of the pillar.
 16. The method of claim 12, wherein the sidewall collar of each pillar comprises a dielectric layer.
 17. The method of claim 12, wherein the sidewall collar comprises at least one of silicon nitride, hafnium dioxide and silicon carbide.
 18. The method of claim 12, wherein the sidewall collar of each pillar has a thickness between about 5 and 200 nm.
 19. The method of claim 12, wherein forming the memory cells further comprises forming a plurality of metal-insulator-metal (“MIM”) memory element stacks, each in series with a different one of the diodes. 